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Abstract—We present an analogue Very Large Scale 
Integration (aVLSI) implementation that uses first-order low-
pass filters to implement a conductance-based silicon neuron for 
high-speed neuromorphic systems. The aVLSI neuron consists 
of a soma (cell body) and a single synapse, which is capable of 
linearly summing both the excitatory and inhibitory post-
synaptic potentials (EPSP and IPSP) generated by the spikes 
arriving from different sources. Rather than biasing the silicon 
neuron with different parameters for different spiking patterns, 
as is typically done, we provide digital control signals, generated 
by an FPGA, to the silicon neuron to obtain different spiking 
behaviours. The proposed neuron is only ~26.5 µm2 in the IBM 
130nm process and thus can be integrated at very high density. 
Circuit simulations show that this neuron can emulate different 
spiking behaviours observed in biological neurons. 
I. BACKGROUND 
Conductance-based neuron models [1] are easier to 
implement in hardware than the full Hodgkin-Huxley model 
[2], while still being rich in behaviours observed in biological 
neurons. The log-domain LPF neuron [3] and the Diff-Pair 
Integrator neuron [3] represent good examples of 
conductance-based silicon neurons. These neurons operate in 
the log-domain and use only a few transistors and are capable 
of reproducing a variety of spiking behaviours, such as regular 
spiking, spiking frequency adaptation and bursting.  
In our previous work [4], we have presented an aVLSI 
conductance-based silicon neuron that occupies ~170 µm2 and 
is rich in dynamic behaviours that are similar to its biological 
counterpart. Here we present an improved aVLSI 
conductance-based silicon neuron, which occupies only ~26.5 
µm2 without sacrificing any performance. A test chip 
containing 0.5 million of these neurons has been fabricated 
using the IBM 130nm technology. In this paper, we present 
the structure of the proposed silicon neuron along with circuit 
simulation results. The outline for this paper is as follows. The 
CMOS implementation is presented in Section II. In Section 
III we present the simulation results and we conclude in 
Section IV. 
II. CMOS IMPLEMENTATION 
A. Motivation  
Most of the implementations of existing conductance-
based silicon neurons have to be tuned with specified 
parameters, some of which are very sensitive to the error, to 
model the dynamics of the neuron’s membrane voltage for 
different types of biological neurons. In this way, these silicon 
neurons will reproduce different firing patterns. This approach 
is time consuming and inefficient; it is only an option for a 
system with a small number of neurons, e.g., less than one 
hundred neurons. Due to process variation and device 
mismatch, especially for deep sub-micron technologies, it is 
impractical to tune all the neurons in large-scale spiking neural 
networks with the individual parameters needed to obtain the 
required behaviour. An ideal silicon neuron should be able to 
work with one and only one set of fixed but configurable 
parameters for instantiations on the Integrated Circuit (IC).  
Programmable devices such as FPGAs may be employed 
for the generation of control signals that could be used by the 
neurons for achieving different firing patterns. Moreover, this 
scheme significantly reduces the size of the silicon neuron 
since it removes the on-chip feedback generating circuits, 
which usually need large capacitors to operate on biological 
time scales with typical time constants in the order of tens to 
hundreds of milliseconds. Our proposed scheme does, 
however, require a controller implemented on an FPGA. This 
does not increase the cost of the system significantly as, in 
state-of-the-art neuromorphic systems, an FPGA is needed 
anyway to carry out other tasks such as routing the spikes 
between analogue computation modules and other 
miscellaneous tasks.  
B. Design choices 
In deep sub-micron technologies, generally, there are two 
types of devices: thin- and thick-oxide transistors. The latter 
have larger feature sizes, can use a higher power supply, have 
a lower switching speed, and are less sensitive to process 
variations than the former and are therefore usually used in 
aVLSI circuits. We used these in our previous 
implementation [4] and we achieved a density of 5882 
neurons/mm2. To further increase the density, we chose to use 
the thin-oxide transistors in the work reported here. The 
smaller feature size leads to a higher density, but these 
transistors are unsuitable to subthreshold circuits [5], which 
are most sensitive to process variation whether they are used 
in voltage or current mode [6]. Therefore, we use voltage 
mode low-pass filters in strong-inversion [5] to implement 
the neuron. Hence the proposed implementation is more 
robust than the log-domain implementations. Furthermore, 
this implementation uses fewer transistors than our previous 
work [4], which increases the density of neurons we can 
achieve. By leveraging the thin-oxide low-power devices of 
the IBM 130nm technology, a ~100 times leakage current 
reduction was achieved compared to the design with regular 
thin-oxide devices.  
The schematic of the proposed silicon neuron is shown in 
Figure 1. The circuit comprises a conductance-based synapse 
(blue, M1-M7 and a MOS capacitor Csyn), a conductance-
based soma (green, M8-M12 and a MOS capacitor Cmem) and 
an AER interface circuit (red, M13-M16). The proposed 
silicon neuron is placed in a neuron array and therefore 
requires selecting signals (Scan_en and Scan_en_n). For 
simplicity, we will assume the neuron in Figure 1 is always 
being selected and the transistors controlled by these signals 
are all ON in the following descriptions. 
C. Synapse  
The conductance-based synapse is implemented using a 
truly linear low-pass filter circuit, which can be shared to 
linearly sum the post-synaptic potentials (PSP) generated by 
the spikes arriving from different sources. Hence, only one 
such synaptic circuit is needed per neuron, which can save a 
significant amount of area on a chip. Synaptic plasticity, e.g. 
Spike Timing Dependent Plasticity (STDP) [7], could be 
carried out as in [8], which modifies the weights of the 
incoming spikes externally. Instead of using a separate low-
pass filter for excitatory and inhibitory inputs, we proposed a 
conductance-based synapse that consists of one and only one 
synapse capacitor Csyn, a charge circuit (M1-M3), a discharge 
circuit (M4-M6) and M7 that models the neuron’s 
conductance leak. This makes the circuit even more compact, 
but the drawback is that the time constant of the EPSP and 
IPSP will have to be identical.  
The synapse behaves as an RC-filter. The voltage at node 
Vsyn will be increased/decreased by the current Iexc and Iinh that 
are generated by incoming excitatory and inhibitory spikes. 
The durations of excitatory and inhibitory spikes are 
modulated according to their weights with a gain set by the 
gate bias voltages Vpu_lim and Vpd_lim respectively. The current 
In (~2 pA, depending on Vsyn due to channel length modulation 
[5]) is a leakage current set by the gate bias voltage Vn and 
Ishift is a current from the soma circuit, which will be 
presented in the next section. Kirchhoff’s current law on the 
Vsyn node yields:  
ܥ௦௬௡ ௗௗ௧ ௦ܸ௬௡ ൌ ܫ௦௬௡= ܫ௘௫௖െܫ௜௡௛ െ ܫ௡ െ ܫ௦௛௜௙௧  (1) 
After being increased or decreased by incoming spikes, 
Vsyn will be pulled up/down to a steady state such that In = Ishift. 
This is a self-balanced procedure since the value of In will 
increase when Vsyn increases and vice versa.  
D. Soma 
The soma is implemented using another low-pass filter to 
model the neuron’s leak conductance and the neuron’s 
membrane capacitance (represented by Cmem). To feed the 
post-synaptic potential Vsyn to the soma circuit, we connect 
these two nodes via a level shifter circuit (a diode-connected 
transistor M8) such that the membrane voltage follows the 
first-order dynamics of the synapse. The current Ip (~2 pA, 
depending on Vmem due to channel length modulation) is a 
leakage current set by the gate bias voltage Vp. Ignoring the 
effect of the current from M10, Kirchhoff’s current law on 
the Vmem node yields:  
ܥ௠௘௠ ௗௗ௧ ௠ܸ௘௠ ൌ ܫ௠௘௠= ܫ௣ െ ܫ௦௛௜௙௧  (2) 
When Vsyn is charged by incoming excitatory spikes, M8 
will be OFF (Ishift = 0) and Ip will begin to pull Vmem up until Ip 
= Ishift again (M8 will be ON again since meanwhile Vsyn is 
being pulled down by In). After that, Vmem will be pulled down 
by Ishift - Ip, while Vsyn is being pulled down by In - Ishift, to the 
steady state such that Ip = Ishift = In. When Vsyn is discharged 
by incoming inhibitory spikes, Vmem will be pulled down by 
Ishift very quickly (since Vsyn will be much smaller than Vmem  
and hence Ishift >> Ip) until Vmem is low enough such that Ishift is 
equal to Ip (M8 is almost OFF). After that, Vmem will be pulled 
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